## RECEIVED **CENTRAL FAX CENTER**

MAR 2 3 2007

## Integrated chip package structure using silicon substrate and method of manufacturing the same

Appl. No.

: 10/755,042

Confirmation No. 8665

Applicant

: Mou-Shiung Lin,

Jin-Yuan Lee,

Ching-Cheng Huang

Filed

: January 9, 2004

TC/A.U.

: 2815

Examiner

: Fenty, Jesse A

Docket No.

: MEGP0004USA1

Customer No. : 27765

Commissioner for Patents

P.O. Box 1450

Alexandria VA 22313-1450

## **AMENDMENT**

Sir: 5

> In response to the Final Office action mailed Jan. 4, 2007, please consider the remarks as follows:

Remarks/Arguments begin on page 2 of this paper.